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Abstract 
High quality HfO2 and Al2O3 substrates are fabricated  in order to study their impact on top-gate MoS2 
transistors. Compared with top-gate MoS2 FETs on a SiO2 substrate, the field effect mobility decreased for 
devices on HfO2 substrates but substantially increased for devices on Al2O3 substrates, possibly due to substrate 
surface roughness. A forming gas anneal is found to enhance device performance due to a reduction in charge 
trap density of the high-k substrates. The major improvements in device performance are ascribed to the 
forming gas anneal. Top-gate devices built upon Al2O3 substrates exhibit a near-ideal subthreshold swing (SS) 
of ~69 mV/dec and a ~10× increase in field effect mobility, indicating a positive influence on top-gate device 
performance even without any backside bias. 
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1. Introduction 
 
 At the moment, transition metal dichalcogenides 
(TMDs) are one group of 2D materials that is being studied 
as a possible replacement for the semiconductor channel in 
future field-effect-transistor (FET) technology that require 
low power, high mobility devices[1][2][3][4]. Chief among 
them is molybdenum disulfide (MoS2)[5][6], which has 
some of the earliest studies that report high mobility values 
(>200 cm
2
/V·s), high ION/IOFF ratios (~10
8
), and low 
subthreshold swing (~74 mV/dec) for top-gate, few-layer 
MoS2 devices, usually fabricated on SiO2/Si substrates[7]. 
While recent studies have demonstrated back-gate devices 
with HfO2 and Al2O3 dielectrics[8][9][10] with high 
mobility values as a result of the high-k screening 
effect[11], few have studied the effects of these high-k 
dielectric substrates ("substrate" = HfO2/Si or Al2O3/Si) on 
a top-gate devices structure akin to the silicon-on-insulator 
(SOI) technology in use today.  
 With high-k materials such as HfO2 being utilized 
in current CMOS technology, their integration with TMDs 
can be advantageous for future applications. One recent 
bottleneck that has been overcome is the functionalization 
treatment of the inactive MoS2 surface using a UV-ozone 
process that allows a uniform, high-k dielectric to be 
deposited[12]. With a proven top-gate MoS2 FET 
fabrication process[13], an understanding of the effects of 
the unbiased back-gate dielectric on top-gate device 
performance is needed. In this paper, we demonstrate  and 
discuss the use of high-k dielectric substrates in 
conjunction with a forming gas ("FG":5%H2/95%N2)  
anneal and their effect on top-gate MoS2 devices.  
 
2. Experimental 
 
 HfO2 (~10nm) and Al2O3 (~15nm) were deposited 
onto Si using an atomic layer deposition (ALD) process. 
Metal-oxide-semiconductor (MOS) capacitors were 
fabricated and an FG anneal study was performed to 
achieve an optimal annealing temperature of 400 
o
C (1 
hour) in order to establish the anneal impact on interface 
traps and achieve high quality dielectric substrates for top-
gate devices. For the MoS2 devices, high-k substrates used 
for the MOS capacitors had MoS2 exfoliated onto them, 
with the source and drain  patterned using photolithography 
and Cr/Au (20nm/150nm) deposited in a high-vacuum (10
-6
 
mbar) evaporation and lift-off process. Afterwards, these 
back-gate devices were FG annealed at 400 
o
C, with pre- 
and post-anneal I-V measurements. Both sets of MoS2 
devices (HfO2 and Al2O3 substrates) were then 
functionalized using a 15 minute, in-situ UV-ozone 
treatment followed by a ALD of 4nm of HfO2 at 200 
o
C. 
This combination of the FG anneal and UV-ozone 
treatment is done to reduce any residual, process induced 
contamination from lithography prior to top-gate dielectric 
formation[14][15][16]. The last step of the process 
involved the deposition of a Cr/Au top gate using the same 
process as the source/drain, converting back-gate devices 
into top-gate, 3-terminal FETs as shown in Fig. 1. C-V and 
I-V measurements were performed using a Cascade 
Microtech station in conjunction with a Keithley 4200 SCS 
and an Agilent E4980A LCR meter. 
 
 
 
Fig. 1. Cross-section (left) and top-view (right) of the final 
top-gate device structure. 
 
 
3. Results and Discussion 
 
 Frequency dependent C-V measurements were 
performed from 500Hz to 500kHz on HfO2 and Al2O3 
capacitors. Fig. 2 shows the low dispersion C-V curves 
after a 400 
o
C FG anneal, with the insets showing the high 
dispersion "hump" before annealing, which is typically 
attributed to interface traps (Qit). While the dispersion in 
accumulation, typically attributed to series resistance (RS), 
did reduce slightly after FG annealing, the Qit was the most 
impacted by the FG annealing for both HfO2 and Al2O3 as 
the dispersion is nearly non-existent in the depletion region 
post anneal.  
 
  
Fig. 2. C-V frequency dependence for (a) HfO2 and (b) 
Al2O3 capacitors post 400 
o
C FG anneal with the insets 
showing high dispersion before annealing.  
 
Initially, the FG annealing was performed at 200 
o
C, 300 
o
C, and 400 
o
C, and the C-V measurements were done pre- 
and post-anneal. Interface trap density (Dit) was extracted 
using Low-High Frequency method[17] with Fig. 3 
showing the trend of Dit reduction as a function of FG 
annealing temperature. While both high-k dielectrics show 
a major reduction in Dit, the Al2O3 appears to have the 
lowest Dit of 2*10 cm
2
eV
-1
 post 400 
o
C anneal, suggesting 
an Al2O3 substrate may yield a better interface than a HfO2 
substrate for the deposition conditions used.  
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Fig. 3. Interface trap density (Dit) extraction shows Al2O3 
substrates with lower Dit values than HfO2 substrates as a 
function of FG annealing temperature. 
 
 Using HfO2 and Al2O3 substrates, several back-
gate MoS2 FETs were fabricated in order to study the effect 
of the FG anneal on device performance and compare the 
substrates. As the MoS2 flakes were untreated[18][19], 
their thickness was kept relatively the same (~4-5nm) in 
order to lower variability amongst devices. The I-V 
characteristics of the devices were measured pre- and post-
anneal at 400 
o
C, with the statistics of the SSMIN and 
ION/IOFF shown in Fig. 4a. With an average ION/IOFF of ~10
3
 
and SSMIN of ~365 mV/dec pre-anneal, the performance of 
the HfO2 devices improved in all instances with an average 
ION/IOFF of ~10
5
 and SSMIN of ~156 mV/dec post-anneal.  
For the Al2O3 devices, with an average ION/IOFF of ~10
3
 and 
SSMIN of ~207 mV/dec pre-anneal and an average ION/IOFF 
of ~10
6
 and SSMIN of ~100 mV/dec post-anneal, there was 
also significant device improvement. This increase in 
performance can be attributed not only to passivation as a 
result of the FG anneal, but also to a possible reduction in 
impurities at the backside MoS2/(HfO2 or Al2O3) interface. 
It is worth noting that even though the net difference in 
device improvement was approximately the same, the post-
anneal performance for devices on Al2O3 substrates was 
better than for devices on HfO2 substrates. This may partly 
be as a result of better adhesion during MoS2 exfoliation as 
the Al2O3 substrate yielded a greater number of few-layer 
flakes than the HfO2 substrate, possibly due to substrate 
surface roughness as discussed later in this section.   
 
  
Fig. 4. (a) Several back-gate FETs on high-k substrates 
pre- and post-anneal indicating a beneficial trend in device 
performance. (b) ID-VD characteristics of a back-gate FET 
pre-(inset) and post-anneal indicates a beneficial effect on 
the contacts.  
 
 
 
 
 There was also a beneficial effect of the FG anneal on the 
contacts as (Fig. 4b) the ID-VD shows Schottky behavior 
(inset) pre-anneal and Ohmic behavior post-anneal, 
potentially reducing the need for sulfur passivation 
treatments[20][21][22]. While these back-gate devices can 
be useful to study the effects of the FG anneal, full device 
evaluation is limited, especially since current CMOS 
technology does no use this device structure. To properly 
compare the effect of the HfO2 and Al2O3 substrates, a top-
gate FET structure is needed.  
 Converting from a back-gate to a top-gate FET 
allows for continuous study of the same MoS2 flake. The 
back-gate devices on HfO2 and Al2O3 substrates, already 
FG annealed at 400 
o
C, all had UV-ozone functionalization 
treatment followed by in-situ HfO2 ALD, converting to a 
top-gate FET with a Cr/Au (20nm/150nm) gate (Fig. 1). 
These devices were electrically characterized without any 
back-gate bias and their field effect mobility (µFE) statistics 
are shown in Fig. 5, along with those of top-gate devices 
characterized on SiO2 substrates. There was ~10× increase 
in mobility for devices on Al2O3 substrates compared to 
devices on HfO2 substrates. The HfO2 substrates appear to 
have yielded devices with mobility values worse than those 
of devices on SiO2 substrates.  
 
 
Fig. 5. Mobility statistics of multiple top-gate FETs shows 
a ~10× improvement in field effect mobility (µFE) on Al2O3 
substrates over HfO2 substrates.  
 
 Comparing the ID-VG of two best top-gate devices 
in Fig. 6, the device on a HfO2 substrate (inset) 
demonstrates a poor ION/IOFF of ~10 and a high SSMIN of 
~1400 mV/dec, while the device on an Al2O3 substrate 
demonstrates a good ION/IOFF of ~10
6
 and a near-ideal 
SSMIN of 69 mV/dec. Even though the devices on both 
high-k substrates had good performance as FG annealed 
back-gate devices and went through the same top-gate 
conversion, those on Al2O3 substrates showed an 
improvement while those on HfO2 substrates became 
worse as a top-gate device than as a back-gate device. This 
suggests that for MoS2, a high-quality Al2O3 substrate may 
provide a beneficial effect to top-gate devices under the 
conditions stated earlier as opposed to HfO2 substrates, 
with further study required for combinations of top-gate 
dielectrics and TMDs.  
 
0
1
2
3
4
5
6
7
8
D
it
 (
1
0
1
1
 c
m
-2
 e
V
-1
)
No FGA 200 
o
C 300 
o
C 400 
o
C 
 Al2O3
 HfO2
100 200 300 400
10
1
10
2
10
3
10
4
10
5
10
6
10
7
10
8
Pre-FGA (HfO
2
)
Post-FGA (HfO
2
)
Pre-FGA (Al
2
O
3
)
Post-FGA (Al
2
O
3
)
I O
N
/I
O
F
F
SSMIN (mV/dec)
-1.0 -0.5 0.0 0.5 1.0 1.5 2.0
0
2
4
6
8
0.0 0.5 1.0 1.5 2.0
0
2
4
6
8
I D
S
 (
n
A
)
V
DS
 (V)
D
ra
in
 C
u
rr
e
n
t 
(n
A
)
Drain Voltage (V)
V
GS
 Sweep: -2V to 1V
V
GS
 Step: 0.5V
0
5
10
15
20
25
30
35
40
3.5
11.2
  
F
E
 M
o
b
il
it
y
 (
c
m
2
V
-1
s
-1
)
SiO
2
           HfO
2
           Al
2
O
3
32.7
(a)                                             (b)                                                 
ACCEPTED MANUSCRIPT
AC
CE
PT
ED
 M
AN
US
CR
IPT
 
Fig. 6. ID-VG for top-gate FETs show a subthreshold swing 
(SS) from ~1400 mV/dec for a HfO2 substrate (inset) to a 
near-deal ~69 mV/dec for Al2O3 substrate.   
 
To determine a possible origin of the better device 
performance on Al2O3 substrates than on HfO2 substrates, 
atomic force microscopy (AFM) was used to ascertain 
surface roughness. AFM images shown in Fig. 7 
demonstrate the average RMS roughness of the Al2O3 
substrate to be 0.19 nm, compared to 0.25 nm for the HfO2 
substrate. There are also indications of contaminants on the 
HfO2 surface, most likely attributed to carbon residue[23]. 
The surface roughness of the backside dielectric appears to 
influence the exfoliated MoS2 flake size and top-gate 
device performance.   
 
   
 
 Fig. 7. AFM images of (a) Al2O3 substrate and (b) HfO2 
substrate with an RMS roughness value of 0.19 nm and 
0.25 nm, respectively.  
 
4. Conclusions 
 
 High quality HfO2 and Al2O3 substrates were 
fabricated for top-gate MoS2 field-effect-transistors and 
their impact on device performance was compared.  A 
forming gas anneal was used to reduce the interface trap 
density and passivate these high-k substrates. The devices 
on Al2O3 substrates demonstrated much better performance 
compared to those on HfO2 substrates, possibly due to 
substrate surface roughness. This suggests a better interface 
is formed between the Al2O3 substrate and the MoS2 
material, leading to a near-ideal substhreshold swing of 69 
mV/dec for a top-gate device. This work provides insight 
into utilizing high-k substrates for top-gate devices in 
future applications of TMD materials.        
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Highlights 
 
 Top-gate MoS2 FETs were fabricated on high-k 
dielectric substrates  
 A forming gas anneal enhances device 
performance with a reduction in Dit   
 Top-gate devices on Al2O3/Si showed better 
performance than on HfO2/Si 
 AFM images suggest that substrate surface 
roughness affects device performance  
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